

Xilinx Zynq7000 ZC706 EVM Board Support Package#

This BSP supports the Xilinx Zynq7000 All Programmable [SoC](#), on the Xilinx ZC706 Evaluation Kit.

Releases#

Updated! QNX Neutrino 6.6.0 BSP#

Date	Version	Prerequisites	User Guide	License(s)	Support	Provider	BSP
2018-01-11	6.6.0	QNX SDP 6.6.0	here	Apache II	Experimental	QNX	here

Features#

Feature	Planned Availability	Format	Notes
IPL	Completed	SRC	
Startup	Completed	SRC	
Serial	Completed	SRC	
I2C	Completed	SRC	
SPI	Completed	SRC	
CAN	Completed	SRC	
QSPI NOR flash	Completed	SRC	
USB EHCI Host	Completed	BIN	
Ethernet	Completed	SRC	
RTC	Completed	SRC	
SD/MMC	Completed	SRC	
FPGA utility	Completed	SRC	
XADC utility	Completed	SRC	
OCM utility	Completed	SRC	
GPIO library	Completed	SRC	
DMA library	Completed	SRC	

QNX Neutrino SDP 6.6 Change History#

January 11, 2018#

- SDMMC: updated driver to new devb-sdmmc framework
- Networking: added getmac-i2c utility to read Ethernet MAC from I2C EEPROM. Removed MAC address spoofing when EEPROM read fails.
- QSPI-Flash: Errata AR# 47575 fix. Support for 4-byte addressing
- UART: support for multiple interfaces
- I2C: fixed i2c send issue, fixed clock issue
- SPI: fixed Chip Select behavior
- GPIO Lib: various bug fixes

August 20, 2014<#>

- initial post

QNX Neutrino 6.5.0 Service Pack 1 BSP<#>

Date	Version	Prerequisites	User Guide	License(s)	Support	Provider	BSP
2013-09-17	6.5.0 SP1	QNX Momentics 6.5.0 SP1	here	Apache II	Experimental	QNX	here

Features<#>

Feature	Planned Availability	Format	Notes
IPL	Completed	SRC	
Startup	Completed	SRC	
Serial	Completed	SRC	
I2C	Completed	SRC	
SPI	Completed	SRC	
CAN	Completed	SRC	
QSPI NOR flash	Completed	SRC	
USB EHCI Host	Completed	BIN	
Ethernet	Completed	SRC	
RTC	Completed	SRC	
SD/MMC	Completed	SRC	
FPGA utility	Completed	SRC	
XADC utility	Completed	SRC	
OCM utility	Completed	SRC	
GPIO library	Completed	SRC	
DMA library	Completed	SRC	

QNX Neutrino 6.5.0 SP1 Change History<#>

August 20, 2014<#>

- optimized GIC interrupt callout added to BSP

January 24, 2014<#>

- minor fix for an incorrect #define in the startup code
- misc. documentation updates to clarify process for building IPL binary with different versions of Xilinx tools

September 17, 2013<#>

- Initial Post

Search Keywords: xilinx, zynq, zynq-7000, zynq7000, zc702, zc706, AP [SoC](#), arm, cortex-a9, fpga