Klaus Pantleon(deleted)
03/23/2011 3:52 AM
post84192
|
Hi Oleg,
I found the reason for the memory fault.
There is a new class of PCI devices for Intel Advanced Management Tools IAMT.
Please extend the show_pci.c according to following:
1) A new string in the array "classes" called e.g. "IAMT":
char *classes[] = {
"Pre-2.0", "Mass Storage", "Network", "Display", "Multimedia", "Memory", "Bridge", "IAMT"
};
2) a new entry in the class_table e.g. called "iamt":
char **class_table[] = {
pre, mass, net, disp, multi, mem, bridge, iamt,
};
3) new array of strings "iamt" with an initial first string e.g. "IAMT"
char *iamt[] = {
"IAMT",
};
With these changes the "show_pci -v" is offering all the info of the PCI devices. Only the IRQ routing table is still
not accessible. Is it possible to disable the offering of the IRQ routing table based on a flag?
Kind Regards,
Klaus
|
|
|
Oleg Bolshakov
03/23/2011 7:50 AM
post84196
|
Hi Klaus,
The latest show_pci source is available here:
http://community.qnx.com/sf/go/topc11538
--
Respectfully,
Oleg
> Hi Oleg,
>
> therer is another show_pci problem with this new BIOS.
> Not only thi Interrupt Routing database is missing, also not the whole
> PCI address/IO info I receive. If you can give me the source I will
> give you the feedback where it is crashing. I assume in function
> showdevice_verbose at call dspclass(creg.Class_Code). The QNX4
> show_pci example on the ftp server had problems there.
>
>
> I see:
>
> Vendor ID = 1442h,
> Device ID = 2h,
> Class Code = 0c8000h Serial Bus (Other 128) ProgIF=0
> Revision ID = b7h
> Bus number = 16
> Device number = 13
> Function num = 0
> Status Reg = 200h
> Command Reg = 87h
> Header type = 0h Single-function
> BIST = 0h Build-in-self-tes
> %1 8125 Memory fault show_pci -v |
>
>
>
>
>
> _______________________________________________
>
> General
> http://community.qnx.com/sf/go/post84158
|
|
|